

Appln. No.: 10/500,205  
Amendment dated August 3, 2007  
Response to Office Action mailed May 3, 2007

### **REMARKS/ARGUMENTS**

The Office Action of May 3, 2007 has been carefully reviewed and these remarks are responsive thereto.

Claims 1, 4, 6, 9, and 12 have been amended. Support for the amendments to the claims is found at, for example, page 7, line 30 to page 9, line 23 of the specification. No new matter has been added by the amendments to the claims, and entry thereof is respectfully requested.

Claims 2, 3, 5, 7, 8, and 10 have been cancelled.

Thus, claims 1, 4, 6, 9, and 11-13 remain pending in this application following entry of this amendment.

Review and reconsideration of the application are respectfully requested.

### **Information Concerning Priority**

In the Office Action, the Examiner acknowledges Applicants' claim to priority but indicates that the certified copy of the priority document has not yet been received.

Applicants have requested a certified copy of the German priority document from their foreign associate and will file the same in the USPTO in the near future.

### **Information Concerning Drawings**

In the Office Action, the Examiner objects to the drawings under 37 C.F.R. 1.83(a) because they fail to show "serial bus connection 19" and "bus interface 20."

Applicants submit herewith a Replacement Sheet for FIGS. 1 and 2, showing serial bus connection 19 and bus interface 20. Applicants also submit a marked-up copy of the original drawing sheet, labeled as "Annotated Sheet," showing the changes to FIGS. 1 and 2 to add serial bus connection 19 and bus interface 20.

Withdrawal of the objection to the drawings is respectfully requested.

Appln. No.: 10/500,205  
Amendment dated August 3, 2007  
Response to Office Action mailed May 3, 2007

### **Objection to the Specification**

In the Office Action, the Examiner objected to various informalities in the specification and requested correction thereof.

Applicants have amended the specification to correct the noted informalities. Pursuant to 37 C.F.R. 1.121(b)(1), the amendments to the specification are set forth in replacement paragraphs which are clearly marked to show deletions and additions to the text. Applicants respectfully submit that the amendments to the specification resolve all of the Examiner's objections and withdrawal of the objection to the specification is respectfully requested.

### **Claim Rejections – 1, 3-6, 8-10, and 12 under 35 USC § 112**

In the Office Action, the Examiner rejected claims 1, 3-6, 8-10, and 12 under 35 U.S.C. § 112, second paragraph, as being indefinite for the various reasons set forth in the Office Action.

Applicants have cancelled claims 3, 5, 7, 8, and 10, thus mooting the rejection as to those claims. Thus, only claims 1, 6, 9, and 12 remain subject to this rejection.

Claims 1, 6, 9, and 12 have been amended herein to more clearly recite the features claimed therein, and withdrawal of the rejections of claims 1, 6, 9, and 12 under 35 U.S.C. § 112, second paragraph, is respectfully requested.

### **Claim Rejections – 1, 3, 6, and 8 under 35 USC § 102(b)**

In the Office Action, the Examiner rejected claims 1, 3, 6, and 8 as being anticipated by U.S. Patent 4,457,849 to Louie et al. (Louie).

Claims 3 and 8 have been cancelled, thus mooting the rejection as to those claims. The rejection of claims 1 and 6 is respectfully traversed.

Louie is directed to the problem of bus cycle prioritization for the components shown in Fig. 1. Louie describes an interface between a master microprocessor and a slave coprocessor which share a memory address bus and a data bus connected to a main memory. (See Louie at

Appln. No.: 10/500,205  
Amendment dated August 3, 2007  
Response to Office Action mailed May 3, 2007

Fig. 1 and col. 1, lines 57-60). The coprocessor is a mathematical coprocessor that performs a number of numeric operations on the data. (See Louie at, e.g., Fig. 1, element 212). The process data is sent back to the memory for future use by the master processor. (See Louie at, e.g., col. 3, line 53 to col. 4, line 17).

Louie describes a bus cycle prioritizer that examines bus cycle request from four different sources and prioritizes them as follows: External bus masters (HOLD request); Math coprocessor data channel; Address unit; and Code prefetcher. Louie at col. 3, line 64 to col. 4, line 2. The bus unit is responsible for coordinating the sequencing of data cycles and prefetch cycles, since only one cycle can be performed at a time. Louie at col. 5, lines 16-17. During each processor cycle, the bus unit polls and prioritizes all of the bus cycle requests in order to grant the next available bus cycle to the highest priority request. Louie at col. 5, lines 64-66.

Applicants respectfully submit that Louie does not describe all of the features recited in claim 1 as amended herein. For example, Louie does not describe at least the claimed feature of "signaling start of a data transmission from the central IC to the peripheral IC as well as the transfer signal via said control line, in which method the start signal is transmitted on the control line with a rising or falling edge of a system clock signal during a phase of a clock signal on the clock line and the transfer signal is transmitted on the control line in a phase where no clock signal is present on the clock line" as recited in claim 1.

In addition, Applicants respectfully submit that Louie does not describe all of the features recited in amended claim 6, including at least the feature of "means for transmitting a start signal for data transmission from the central IC to the peripheral IC over the control line and means for transmitting the transfer signal from the central IC to the peripheral IC, including signaling means according to which the start signal is transmitted on the control line with a rising or falling edge of a system clock on the clock line and the transfer signal is transmitted on the control line in a phase where no clock signal is present on the clock line."

Thus, Applicants respectfully submit that claims 1 and 6 patentably distinguish over Louie. Withdrawal of the rejection of claims 1 and 6 over Louie and allowance of claims 1 and 6 are respectfully requested.

Appln. No.: 10/500,205  
Amendment dated August 3, 2007  
Response to Office Action mailed May 3, 2007

**Claim Rejections – 2, 4-5, 7, and 9-10 under 35 USC § 103(a)**

In the Office Action, the Examiner rejected claims 2, 4-5, 7, and 9-10 under 35 U.S.C. § 103(a) as being unpatentable over Louie in view of U.S. Patent 6,128,311 Poulis et al. (Poulis).

Claims 2, 5, 7, and 10 have been cancelled, thus mooted the rejection as to those claims. The rejection of claims 4 and 9 over Louie and Poulis is respectfully traversed.

Claim 4 depends from claim 1 and claim 9 depends from claim 6. As discussed above, Louie does not describe all of the features recited in claim 1 or claim 6 as set forth herein.

For example, as noted above, Louie does not describe at least the feature for signaling a data transmission recited in claims 1 and 6 wherein "the start signal is transmitted on the control line with a rising or falling edge of a system clock signal during a phase of a clock signal on the clock line and the transfer signal is transmitted on the control line in a phase where no clock signal is present on the clock line" as recited in claims 1 and 6. It is respectfully submitted that Poulis does not remedy this deficiency of Louie, nor does the Examiner cite to Poulis for this purpose.

Poulis describes a method and system for interfacing devices through a serial bus. (See Poulis at Abstract). Poulis does not describe a use of a system clock as recited in claim 1 or claim 6. The only clock signal described in Poulis is the SCLCK line 102 shown in, for example, FIG. 3. Applicants respectfully submit that this does not describe the feature of transmitting a start signal "with a rising or falling edge of a system clock signal during a phase of a clock signal on the clock line" as recited in the claims.

Consequently, Applicants respectfully submit that the combination of Poulis with Louie does not describe all of the features recited in claims 1 and 6, and therefore cannot describe all of the features of dependent claims 4 and 9. Claims 4 and 9 are thus allowable over the combination of Louis and Poulis, both in view of their dependence on their respective allowable base claims and in view of the additional inventive steps therein. Withdrawal of the rejection of claims 4 and 9 over the combination of Louis and Poulis and allowance are respectfully requested.

Appl. No.: 10/500,205  
Amendment dated August 3, 2007  
Response to Office Action mailed May 3, 2007

**Claim Rejections – 11-13 under 35 USC § 103(a)**

In the Office Action, the Examiner rejected claims 11-13 under 35 U.S.C. § 103(a) as being unpatentable over Louie in view of U.S. Patent 7,120,427 Adams et al. (Adams).

This rejection is respectfully traversed.

Claims 11-13 depend, directly or indirectly, from claim 6. As discussed above, claim 6 Louie does not describe all of the features of claim 6 as set forth herein.

For example, as noted above, Louie does not describe at least the feature for signaling a data transmission wherein “the start signal is transmitted on the control line with a rising or falling edge of a system clock signal during a phase of a clock signal on the clock line and the transfer signal is transmitted on the control line in a phase where no clock signal is present on the clock line” as recited in claim 6. It is respectfully submitted that Adams does not remedy this deficiency of Louie, nor does the Examiner cite to Adams for this purpose.

Adams describes a radio integrated circuit that includes a substrate having a set of one or more analog subcircuits on the substrate. The integrated circuit of Adams has a programmable bias current supply on a substrate which is coupled to the set of one or more analog subcircuits to provide bias currents to the analog subcircuits. The integrated circuit of Adams also has a digital subsection coupled to the programmable bias supply to set the bias currents supplied to the analog subcircuits. As a result, one or more characteristics of the radio integrated circuit of Adams are modifiable by programming the programmable bias supply. See Adams at Abstract and col. 2, lines 26-37.

Applicants respectfully submit Adams nowhere describes use of a system clock in signaling a data transmission as recited in claim 6. In addition, Applicants submit that a person of ordinary skill in the art at the time of the invention would not have been motivated to modify Louie and Adams to include a system clock as recited in claim 6. Consequently, Applicants respectfully submit that the combination of Adams with Louie does not describe all of the features recited in claim 6, and therefore cannot describe all of the features of dependent claims 11-13. Claims 11-13 are thus allowable over the combination of Louie and Adams, because of

Appln. No.: 10/500,205  
Amendment dated August 3, 2007  
Response to Office Action mailed May 3, 2007

their dependence on an allowable base claim and further in view of the additional inventive steps recited therein.

Withdrawal of the rejection of claims 11-13 over the combination of Louis and Adams and allowance is respectfully requested.

#### CONCLUSION

All rejections having been addressed, Applicant respectfully submits that the present application is in condition for allowance, and respectfully solicits prompt notification of the same. However, if for any reason the Examiner believes the application is not in condition for allowance or there are any questions, the Examiner is requested to contact the undersigned at 609-734-6440.

Respectfully submitted,

Friedrich Heizmann, et al.

Aug. 3, 2007  
Date

Catherine A. Ferguson  
Catherine A. Ferguson  
Attorney for Applicant  
Registration No. 40,877  
609-734-6440

THOMSON LICENSING LLC  
Patent Operations  
PO Box 5312  
2 Independence Way, Suite 200  
Princeton, NJ 08543-5312

Annotated Sheet

10/500205

WO 03/056443

PCT/EP02/14267

